

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**




FIG. 1: A NON-ISOLATED DOWN-CONVERTER USING SYNCHRONOUS RECTIFICATION AND AN ACTIVE DRIVE SCHEME.




FIG. 2: AN ISOLATED FORWARD CONVERTER USING SYNCHRONOUS RECTIFICATION AND AN ACTIVE DRIVE SCHEME.




FIG 3: AN ISOLATED FORWARD CONVERTER USING SYNCHRONOUS RECTIFICATION A PASSIVE DRIVE SCHEME.




FIG 4: AN ISOLATED FORWARD CONVERTER WITH THE SYNCHRONOUS RECTIFIERS DRIVEN BY AUXILIARY TRANSFORMER WINDINGS.

11/17/2008




FIG 5: ANOTHER ISOLATED DC/DC CONVERTER USING SYNCHRONOUS RECTIFIERS DRIVEN THROUGH PASSIVE CIRCUITRY.




FIG. 6: INSERTION OF A LOGIC GATE IN AN ACTIVE DRIVE CIRCUIT TO ENABLE/DISABLE A SYNCHRONOUS RECTIFIER.




FIG. 7: INSERTION OF A CONNECTION SWITCH AND A HOLD-OFF CIRCUITRY IN A PASSIVE GATE DRIVE CIRCUIT TO ENABLE/DISABLE A SYNCHRONOUS RECTIFIER.




FIG. 8: INSERTION OF A CONNECTION IMPEDANCE AND A HOLD-OFF CIRCUITRY IN A PASSIVE GATE DRIVE CIRCUIT TO ENABLE/DISABLE A SYNCHRONOUS RECTIFIER.




FIG. 9: A SPECIFIC IMPLEMENTATION OF THE CONCEPTS DEPICTED IN FIG. 8.




FIG. 10: THE IMPLEMENTATION OF FIG 9 MODIFIED SUCH THAT ONLY ONE TRANSISTOR IS USED IN THE HOLD-OFF CIRCUITRY FOR TWO SYNCHRONOUS RECTIFIERS.




FIG. 11 A NON-ISOLATED DOWN-CONVERTER USING SYNCHRONOUS RECTIFICATION AND A PASSIVE DRIVE.




FIG 12: AN ORING TRANSISTOR DRIVEN BY AN ACTIVE CONTROL CIRCUIT WITH A LOGIC GATE TO PROVIDE THE ENABLING/DISABLING FUNCTION.




FIG. 13: AN ORING TRANSISTOR DRIVEN BY WAVEFORMS IN THE POWER CIRCUIT SHOWN IN FIG. 5.




FIG. 14: DERIVING THE ENABLE/DISABLE SIGNAL FROM THE CONTROL CIRCUIT'S SHUTDOWN SIGNAL




FIG 15: A SPECIFIC IMPLEMENTATION OF THE CONCEPT DEPICTED IN FIG. 9 IN WHICH AN OPTO-ISOLATOR IS USED TO CONVEY THE ENABLE/DISABLE INPUT SIGNAL FROM THE INPUT SIDE CONTROL CIRCUIT.




FIG. 17: USING A COMPARATOR CIRCUIT TO DETECT THAT THE OUTPUT VOLTAGE IS TOO LOW AND TO DISABLE THE SYNCHRONOUS RECTIFIERS.




FIG 18: SENSING OUTPUT CURRENT DIRECTION INDIRECTLY THROUGH ^{THE} VOLTAGE DROP ACROSS THE SYNCHRONOUS RECTIFIERS.




FIG. 29: A DC/DC CONVERTER USING SYNCHRONOUS RECTIFIERS IN WHICH THE DECISION TO ENABLE/DISABLE THE RECTIFIERS IS PROVIDED BY AN EXTERNALLY ~~SEN~~ SUPPLIED SIGNAL




FIG. 20: SLOWLY ENABLING A SYNCHRONOUS RECTIFIER
BY GRADUALLY INCREASING
ITS ON-STATE DURATION DURING ITS NORMAL
CONDUCTION INTERVAL.




FIGURE 21: BLOCK DIAGRAM SHOWING DC/DC CONVERTER CONTROL CIRCUIT WITH A MINIMUM CURRENT LIMIT




FIG 22

09011383 070700

0001383.070700




FIGURE 23: ONE METHOD TO IMPLEMENT BOTH
A MAXIMUM AND A MINIMUM CURRENT LIMIT.